![]() |
IEEE International High Level Design Validation and Test Workshop 2005 December 1 - December 2, 2005 (Evening reception and registration on November 30, 2005) Napa Valley Marriott Hotel & Spa |
|||||||||||||||
|
Call for Papers (Submission Closed)Call for papers (pdf) (ps) HLDVT 2005 is the tenth in a series of annual workshops designed to bring together a community of researchers in the areas of design, verification, and test. The workshop revolves around a common theme of addressing the integration of multiple functions on-chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. Topics include:
The Program Committee invites authors to submit papers not to exceed 8 pages (10pt minimum font size, reasonable margins and line spacing) describing original and unpublished work. On the title page, please indicate: paper title, name and affiliations of all authors, and the topic category. Also identify a contact author and provide complete mailing address, phone number, fax number and an e-mail address. Panel proposals are also invited. All submissions must be made electronically in PDF or Postscript format using the paper submission webpage: Please ensure that your PDF or Postscript file is readable by Acrobat Reader or Ghostview. The submission of an extended summary or panel proposal will be considered evidence that upon acceptance, the author(s) will present their paper or organize their panel at the workshop. The final manuscript will be due in early September 2005.
Queries regarding paper submissions and the program can be addressed to the program chair: Robert Jones. Other queries can be addressed to the general chair: Ian Harris. HLDVT 2005 is sponsored by the IEEE Computer Society Test Technology Technical Council and the IEEE Computer Society Design Automation Technical Committee. |