

Call for Papers

HLDVT'05

IEEE International High-Level Design, Validation and Test Workshop

Napa Valley Marriott Hotel & Spa, Napa, California, Nov. 30 - Dec. 2, 2005

Organizing Committee

General Chair

Ian G. Harris, UC Irvine

Program Chair

Robert Jones, Intel

Past Chair

Alan Hu, Univ. of British Columbia

Finance

Michael Hsiao, Virginia Tech.

Panels

Laurent Fournier, IBM

Publicity

Harry Foster, Jasper Design Automation

Publications

Yatin Hoskote, Intel

Local Arrangements

Vijay Nagasamy, Crimson Microsystems

Electronic Media

Ismet Bayraktaroglu, Sun Microsystems

Asian Liaison

Hiroyuki Tomiyama, Nagoya Univ.

European Liaison

Franco Fummi, Universita di Verona

Program Committee

Mark Aagaard, University of Waterloo

Magdy Abadir, Freescale

Jacob Abraham, Univ. of Texas, Austin

Hussain Al-Asaad, UC Davis

Felice Balarin, Cadence Berkeley Labs

Mike Bartley, Elixent Ltd

Tim Cheng, UC Santa Barbara

Scott Davidson, Sun Microsystems

Hans Ekeking, TU Darmstadt

Farzan Fallah, Fujitsu Labs of America

Masahiro Fujita, University of Tokyo

Melvyn Goveas, Intel

Kiyoharu Hamaguchi, Osaka University

John Hayes, University of Michigan

Priyank Kalla, University of Utah

Ramesh Karri, Polytechnic University

Amit Majumdar, Stratosphere Solutions

Peter Marwedel, University of Dortmund

Ed McCluskey, Stanford University

Alex Orailoglu, UC San Diego

Andrew Piziali, Verisity

Dhiraj Pradhan, University of Bristol

Paolo Prinetto, Politecnico di Torino

Sreeranga Rajan, Fujitsu Labs of America

Wolfgang Rosenstiel, Tübingen University

Sandeep Shukla, Virginia Tech

Miroslav Velez, Reservoir Labs

Li-C. Wang, UC Santa Barbara

Jin Yang, Intel

HLDVT 2005 is the tenth in a series of annual workshops designed to bring together a community of researchers in the areas of design, verification, and test. The workshop revolves around a common theme of addressing the integration of multiple functions on-chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. Topics include:

High-Level Power Analysis	High-Level Performance Models
Behavioral Design/Synthesis for Test	High-Level ATPG/Fault Simulation
Testing Core-Based Designs	On-Chip Software Testing
Simulation-Based Validation	Formal Verification
Emulation and Prototyping	High-Level Test Bench Generation
System-Level Design Error Modeling	Error Debug and Diagnosis
Hardware/Software Co-Validation	Hardware/Software Co-Testing

The Program Committee invites authors to submit papers not to exceed 8 pages (10pt minimum font size, reasonable margins and line spacing) describing original and unpublished work. On the title page, please indicate: paper title, name and affiliations of all authors, and the topic category. Also identify a contact author and provide complete mailing address, phone number, fax number and an e-mail address. Panel proposals are also invited. All submissions must be made electronically in PDF or Postscript format using the paper submission webpage:

<http://www.hldvt.com/submissions>

Please ensure that your PDF or Postscript file is readable by Acrobat Reader or Ghostview. The submission of an paper or panel proposal will be considered evidence that upon acceptance, the author(s) will present their paper or organize their panel at the workshop. The final manuscript will be due in mid-September 2005.

Submission deadline (extended): **July 15, 2005**

Additional information and contact addresses are available at the conference website:

<http://www.hldvt.com/05>

Queries regarding paper submissions and the program can be addressed to the program chair: Robert Jones, programchair@hldvt.com. Other queries can be addressed to the general chair: Ian Harris, generalchair@hldvt.com.

HLDVT 2005 is sponsored by the IEEE Computer Society Test Technology Technical Council and the IEEE Computer Society Design Automation Technical Committee.